Skip to content
Normalised Alpha
Research Frameworks Tools Adi Index Advisory About
ESSAY

The Wide-Bandgap Stack: Technical Companion

Where the market essay named the players, this piece explains the physics. What wide bandgap actually means, why SiC and GaN outperform silicon at the same voltage, and how a boule of vapour-grown crystal becomes a switch that runs at 800V and 200kHz. Cross-sections, process flows, roadmaps.

1 August 2026 · 40 min read
ESSAY

The Thermal Stack: How Heat Became the Binding Constraint on AI Compute

Every watt delivered to a GPU comes back as heat, and at 600kW per rack there is nowhere for it to go but water. Layer-by-layer analysis from die to dry cooler.

1 August 2026 · 58 min read
ESSAY

The Wide-Bandgap Stack: Boom, Bust, and the Rebuild of AI's Power Semiconductor Chain

SiC and GaN are the enabling materials of 800V data centres. Boom, 60% price collapse, the Wolfspeed Chapter 11, and what comes next. Crystal boule to gate driver.

1 August 2026 · 60 min read
ESSAY

The Capacitor Stack: How Energy Storage Became Core Compute Infrastructure

Four capacitor categories are the binding AI supply constraint: HSCs, EDLCs, MLCCs, silicon caps. Layer-by-layer on pricing, capacity, and the qualified vendor list.

22 July 2026 · 52 min read
ESSAY

The architecture map (where every stage lives, who builds it, what's standardized) (3/13)

The AI data centre power train is six stacks, not one. Where each stage lives, who builds it, what is standardised. Reference map for architects speccing new AI campuses.

8 May 2026 · 25 min read
ESSAY

Two architectures wearing the same name (and how the industry is converging) (2/13)

The trade press writes about 800 VDC as one architecture. There are two, they behave differently in retrofit, and hyperscalers are choosing between them right now.

1 May 2026 · 20 min read
ESSAY

The real reason data centres are going DC (and it's not capacity alone) (1/13)

Capacity is not why data centres are going DC. Four forces are pushing the transition: density economics, grid constraints, GPU synchronicity, hyperscaler strategy.

28 April 2026 · 14 min read
← Newer Page 9 of 9
Frameworks
  • The AI Power Chain
  • The Investment Layer
  • Due Diligence Framework
  • Grid-to-Chip
Series
  • The DC-DC Transition
  • Thermal Management
  • The Regulatory Layer
  • Financing the AI Buildout
  • Tech Spotlights
  • Case Studies
  • Deal Tear-Down + Watch
  • What Changed (monthly recap)
Reference & Tools
  • Knowledge Base
  • Adi's Theses
  • Glossary
  • Vendor Screen
  • Question Banks
  • DD Evidence Matrix
  • Investment Scorecard
  • Investment Workbench
Engage
  • Advisory
  • About
  • adi@adikumar.co
  • LinkedIn
  • X (@NormalisedAlpha)
© 2026 Adi Kumar. All rights reserved. All content on this site — including essays, analysis, frameworks, charts, models, code, visualisations, and interactive tools — is the copyrighted work of Adi Kumar. No part may be reproduced, distributed, transmitted, republished, syndicated, adapted, translated, stored in a retrieval system, quoted at length, incorporated into commercial products or reports, or used to train machine-learning or artificial-intelligence models — in whole or in part, in any form or by any means — without the prior express written permission of the author. Brief quotations of up to 100 words with clear attribution and a direct link to the source page are permitted under fair use. All other uses require written consent: adi@adikumar.co.
Written by Adi Kumar · Privacy